Analog and Mixed-Signal Circuit Design Open access Peer reviewed

A 10‐Bit 400‐MS/s Subrange SAR ADC With Binary‐Scaled Recombination Capacitive DAC in 28‐nm CMOS

Yuzhen Zhang, Xuan Guo, Hanbo Jia, Li Luo and 1 more

International Journal of Circuit Theory and Applications | Oct 26, 2026

Abstract

Abstract

ABSTRACT This paper presents a 10‐bit 400‐MS/s subrange successive approximation register (SAR) analog‐to‐digital converter (ADC) designed in a 28‐nm process. To mitigate the gain errors inherent in the subrange SAR architecture, a binary‐scaled recombination redundancy algorithm is adopted. In addition, a detect‐and‐skip algorithm is designed to further enhance the conversion efficiency. An improved low‐noise comparator topology is also introduced. By adding an extra transistor, the variation of parasitic capacitance at the comparator input nodes during the ADC sampling phase is suppressed, which improves the ADC linearity. To validate the effectiveness, an ADC schematic is designed and simulated. The simulation results show that the ADC achieves a 61.95‐dB SFDR and 53.67‐dB SNDR at 196.9‐MHz input frequency.

Direct answer

What can I do from this paper page?

Use this page to scan "A 10‐Bit 400‐MS/s Subrange SAR ADC With Binary‐Scaled Recombination Capacitive DAC in 28‐nm CMOS" quickly: start with the summary and abstract, then check the authors, source, topics, and related papers. From here, open Scollr to follow Analog and Mixed-Signal Circuit Design research, save the paper, or map adjacent work.

Authors

Researchers on this paper

Yuzhen Zhang

first | Beijing Jiaotong University | ORCID 0000-0003-1231-3074

Xuan Guo

middle | Chinese Academy of Sciences | ORCID 0000-0001-8052-6165

Hanbo Jia

middle | Chinese Academy of Sciences | ORCID 0000-0002-8719-5757

Li Luo

middle | Beijing Jiaotong University

Xinyu Liu

last | Chinese Academy of Sciences

Research areas

Follow related topics

Citation

BibTeX

@article{Zhang2026Subrange,
  title = {A 10‐Bit 400‐MS/s Subrange SAR ADC With Binary‐Scaled Recombination Capacitive DAC in 28‐nm CMOS},
  author = {Yuzhen Zhang and Xuan Guo and Hanbo Jia and Li Luo and Xinyu Liu},
  journal = {International Journal of Circuit Theory and Applications},
  year = {2026},
  doi = {10.1002/cta.70684},
  url = {https://doi.org/10.1002/cta.70684}
}

FAQ

Using this paper in a discovery workflow

How do I find related work for this paper?

Use the related papers and topic links on this page as starting points. In Scollr, you can also open the paper and build a literature map around its references, citing papers, and related work.

How can I keep up with new Analog and Mixed-Signal Circuit Design research papers?

Follow Analog and Mixed-Signal Circuit Design research in Scollr. New papers from the topic flow into a personalized feed, and you can save useful studies to revisit later.

Can I cite this paper from this page?

This page includes a static BibTeX block for A 10‐Bit 400‐MS/s Subrange SAR ADC With Binary‐Scaled Recombination Capacitive DAC in 28‐nm CMOS. Always verify the DOI, source, and publication details against the publisher record before submitting a manuscript.

Follow this research in Scollr

Follow the topics and authors behind this paper, save useful studies, and build a literature map when you are ready to go deeper.

Get the app